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Abstract— Generally, power electronic converters are designed
to obtain the highest efficiency at the rated power while they are
partially loaded during most of their operation time. For dual
active bridge (DAB) converters, the zero-voltage-switching (ZVS)
is prone to failure in light load situations, where precise ZVS
conditions are needed but the commonly used current-based and
energy-based methods are not good enough to characterize the
operating boundaries of the ZVS realization. In this paper, based
on the practical turn-on procedure, an improved calculation
method of the ZVS condition is introduced here. The method
mainly focuses on analyzing the transient procedure during
the dead time, by taking into account the non-linearity of the
parasitic output capacitance of the transistors. Also, comparative
experimental results are shown to validate the feasibility of the
analysis.
Keywords—zero voltage switching, dual active bridge, loss
estimation
I. INTRODUCTION
One advantage of the DAB converter [1] is the inherent
capability of naturally achieving ZVS for all switches without
any auxiliary circuits, and this advantage has facilitated a wide
application of DAB converters, such as in distributed power
systems and energy storage systems [2]–[10]. However, due to
the lower leakage inductance current in light-load conditions,
the energy stored in the transistor output capacitor may not be
totally released during the dead time, and this may result in
ZVS failure owing to the high voltage across the transistor at
turn-on instant.
There are two commonly used methods to identify the
limitations on the control variables for achieving ZVS, i.e.
current-based method[11]–[14] and energy-based method [15].
Therein, the current-based method is developed from the
body diode conduction when the power device is switched
on and thus ZVS conditions can be attained by controlling a
positive or negative leakage inductance current at switching
instants. In other words, the leakage inductance current are
controlled to be larger/smaller than zero at specific switching
instants. However, the positive/negative current direction is
the result of the ZVS achievement, which is not sufficient
in order to guarantee soft-switching. In respect of the energy-
based method, the ZVS is achieved under condition that the
energy stored in the output capacitance is totally released
before the transistor is switched on. Compared to the current-
based method, this method is more accurate, which requires a
minimum leakage inductance current at the switching instants,
not just larger or smaller than zero. However, the non-linearity
of the parasitic output capacitance is usually not taken into
account, in spite of the fact that the output capacitance of a
power device varies a lot during the turn-on/turn-off procedure.
Owing to this missed consideration, the obtained ZVS range
would contain some critical operating points that could lead
to fully ZVS failure.
In this paper, a direct way to derive the zero ‘voltage’
switching condition is presented by practically analyzing the
transient procedure during the dead time. Compared to the cur-
rent and energy types of ZVS conditions, the proposed voltage-
based ZVS conditions have a higher accuracy. Especially,
the non-linearity of the parasitic output capacitance (Coss) is
also included in the derivation of the ZVS conditions. In the
following, the current- and energy-based ZVS derivations are
briefly introduced at first, followed by a detailed analysis of the
proposed voltage-based method. Furthermore, experimental
results are shown to validate the accuracy of obtained ZVS
conditions based on the proposed method. In the end, the
conclusions are summarized.
II. CONVENTIONAL ZVS CONDITIONS
The DAB topology is shown in Fig. 1(a). Referring to the
primary side of the transformer, during different sub-intervals,
the leakage inductance current ip is determined by the voltage
drop on the leakage inductance L, which is
L · dip(t)
dt
= vp(t)− nvs(t) (1)
By operating the DAB converter with the generalized triple
phase shift (TPS) modulation, the working waveforms of one
typical light-load operation mode are as shown in Fig. 2, where
Dp and Ds represent the duty cycles of the primary (vp)
and secondary (vs) voltages of the transformer, respectively,
and Dϕ is the phase shift ratio between the fundamental
components of vp and vs. By denoting Tsw as the switching
period, Dp · Tsw/2 is the high-level (+V1) time of vp, which
is regulated by the inner phase shift between the transistor Q1
and Q4 in HB1. The same meaning is used for Ds · Tsw/2 in
the secondary H-bridge HB2.
In order to obtain the ZVS conditions for one transistor, the
transient turn-on procedure is firstly introduced as follows.
In the beginning, the parasitic output capacitance Coss is
discharged and the drain-source voltage vDS of the transistor
starts to decrease from the turn-off voltage (equal to V1 for
HB1 transistors and V2 for HB2 transistors) to zero. After-
wards, the output capacitance is reversely charged until the
voltage vCoss (vCoss = vDS) is equal to the forward voltage
(−VF ) of the anti-parallel body diode. Then the body diode is
naturally conducting. During the diode-conducting interval, the
drain-source voltage vDS is almost zero and if the transistor
is turned on at this moment, ZVS can be achieved. As a
consequence, the current is always from the source terminal to
the drain terminal when one transistor is softly turned on, and
due to this, the direction of the leakage inductance current
at switching instants can be confirmed. Together with (1)
and the volt-second balance principle, the current-based ZVS
imitations on the control variables Dp, Ds and Dϕ can be
solved. Besides, it can be derived that for the operation mode
shown in Fig. 2, the voltage ratio k = V1/(nV2) should be
larger than 1 to guarantee ZVS for all switches in the converter.
Another type of energy-based ZVS condition is focusing on
the energy balance between the transistor output capacitor and
the leakage inductor. Through the soft-switching procedure,
the key point is to ensure that the resonance between the
output capacitors Coss and the leakage inductor L can totally
release the energy stored in Coss. On this basis, the relation
is 1/2LI2sw > h/2Coss,eqV
2, where Isw is the leakage induc-
tance current at the switching instant, V is the off-state voltage
of the transistor and h is the number of charging/discharging
transistor output capacitors at the same switching instant.
In this method, it requires a minimum value of Isw, not
simply larger or smaller than zero as in the current-based ZVS
conditions.
Taking the soft turn-on of Q4 as an example, which happens
at the switching instant t = t3 in Fig. 2, the current-based ZVS
conditions of Q4 can be solved as
ip(t3) = −I3 = −
nV2
4Lfsw
[
(k − 1)Dp − 2Dϕ
]
< 0
−→ Dp >
2
k − 1
Dϕ
(2)
where I3 is the absolute value of ip(t3), as denoted in Fig.
2. fsw is the switching frequency. At t = t3, Q1, Q5, Q8
are turned on, Q3, Q6, Q7 are turned off, and the output
capacitances of Q2 and Q4 start resonating with the leakage
inductor, as shown in Fig. 1(b). Therefore, combined with (2),
the energy-based ZVS conditions of Q4 can be calculated with
1
2
LI23 > Coss,pV
2
1 → I3 > V1
√
2Coss,p
L
(2)−−→ Dp >
2
k − 1
Dϕ +
4kfsw
k − 1
√
2LCoss,p
(3)
by assuming Coss,Q2 = Coss,Q4 = Coss,p.
(a)
(b)
Fig. 1. Operation of the DAB converter (a) DAB topology. (b) Zero-
voltage turn-on of Q4.
Fig. 2. Typical working waveforms at light load for the DAB
converter in Fig. 1(a).
III. IMPROVED ZVS CONDITIONS
As explained in last section, the commonly used types of
ZVS conditions are indirectly obtained from the perspective
of current direction or energy balance. Both methods are
developed based on the ideal switching on/off of the power
semiconductor devices, leading to (partly) hard-switching op-
eration within a large portion of the derived ZVS regions. In
fact, due to the existence of the parasitic output capacitance,
the drain-source voltage vDS across the transistor changes
softly from the off-state voltage to zero. This voltage changing
process needs time to finish, which is within the generalized
dead time in order to avoid short circuit. Furthermore, the
non-linearity of the parasitic output capacitance (Coss) is not
correctly taken into account in both methods. The values of
Coss might change significantly depending on the varying
drain-source voltage vDS within the transient procedure. As
given in the data sheet, Fig. 3 shows a typical characteristic
Fig. 3. Non-linear output capacitance Coss(vDS) of the used MOSFET
IPW65R080CFD.
of Coss for the used power device IPW65R080CFD. If vDS
varies from 200 V to 0 V during the turn-on procedure, the
actual output capacitance increases sharply from 118 pF to the
highest 25000 pF, which is a large variation.
In order to further improve the accuracy of ZVS conditions,
another type of voltage-based method considering the non-
linear parasitic output capacitance is presented in this section.
Seen from Fig. 1(b), the following differential equations can
be used to describe the transient voltages of Q4 and Q2.
Coss,Q2(vDS,Q2)
dvCoss,Q2(t)
dt
= iCoss,Q2(t)
Coss,Q4(vDS,Q4)
dvCoss,Q4(t)
dt
= iCoss,Q4(t)
(4)
The items Coss,Qi(vDS,Qi)|i=2,4 indicates the non-linear
output capacitance, and vcoss,Qi, iCoss,Qi are the voltage
and charging/discharging current of Coss,Qi. According to
Kirchhoff laws, there are{
ip(t) = iCoss,Q4(t)− iCoss,Q2(t)
vCoss,Q4(t) = V1 − vCoss,Q4(t)
(5)
where V1 is the off-stage voltage of the power device (equals
to the input DC voltage) and ip(t) is the leakage inductance
current, as depicted in Fig. 1(a). Solving (4) and (5) together
will lead to
ip(t) =
[
Coss,Q2(vDS,Q2) + Coss,Q4(vDS,Q4)
]dvCoss,Q4(t)
dt
(6)
Seen from (6), the voltage gradients of vCoss,Q4 (vCoss,Q4 =
vDS,Q4) are determined by the current ip(t) and the summation
of the non-linear parasitic capacitance of Q2 and Q4. Fig.
4 gives an example of the measured transient drain-source
voltages of Q4 at V1 = 200 V with a dead time Tdead = 400
ns.
In order to simplify the analysis, an equivalent capacitance
Ceq,Q4 is introduced as
Ceq,Q4 = Coss,Q4(vDS,Q4) + Coss,Q2(vDS,Q2) (7)
Note that Ceq,Q4 is also non-linear and changes with the
voltage vDS,Q4. The used power devices for Q2 and Q4
are the same MOSFET IPW65R080CFD, thus the non-linear
Coss(vDS) curve as shown in Fig. 3 is applicable to both Q2
Fig. 4. Measured transient voltage of vDS,Q4 during turn-on in a DAB
prototype at V1 = 200 V .
Fig. 5. Profiles of the equivalent capacitance Ceq,Q4 and charge with different
off-state voltages (V1).
and Q4. Considering the fact that vDS,Q2 + vDS,Q4 is always
equal to V1, (7) can be transferred into
Ceq,Q4 = Coss,Q4(vDS,Q4) + Coss,Q4(V1 − vDS,Q4) (8)
Based on (8), the profiles of Ceq,Q4 can be described by
the solid curves in Fig. 5, which have a “Bathtub-shape”.
During the turn-on procedure of Q4, the voltage vDS,Q4
decreases softly from the off-stage voltage V1 to zero. In
the meantime, the equivalent output capacitance Ceq,Q4 firstly
decreases sharply and then keeps constant roughly for a while
before increasing to the highest value, which aligns well with
the changing gradients of the voltage vDS,Q4 as shown in Fig.
4.
Moreover, it can be observed from Fig. 5 that the changing
trends of Ceq,Q4 within the range of VDS ∈ [0 V, 50 V] are
the same among different off-state voltages. For addressing
this, the integrals of Ceq,Q4 along the VDS axis are depicted
by the dotted curves in Fig. 5. It can be seen that these dotted
curves are overlapping in the range of VDS ∈ [0 V, 50 V].
Therefore, the average value of Ceq,Q4 within VDS ∈ [0 V, 50
V] can be used to estimate the drain-source voltage trajectory
of Q4 as vDS,Q4 changes from 50 V to 0 V, regardless of the
off-stage voltages. For the used MOSFET IPW65R080CFD,
the average value is
Ceq,Q4,avg =
1
50
∫ 50
0
Ceq,Q4(VDS)dVDS = 5757 pF (9)
In order to judge the practical ZVS conditions of Q4,
three experimental cases of ZVS, quasi-ZVS and non-ZVS are
shown in Fig. 6. In the three cases, the index “ZVS” indicates
ZVS success, “quasi-ZVS” means quasi ZVS success and
“non-ZVS” denotes ZVS failure. αp, αs, ϕ equal to Dp ·180◦,
Ds ·180◦, Dϕ ·180◦, respectively, corresponding to the marked
control variables in Fig. 2. Actually, the operating points in
these three cases are the boundaries of the safe ZVS region,
marginal ZVS region and non-VS dangerous region, which
will be discussed subsequently.
In the “ZVS” case (blue), as shown in Fig. 6(a), when
Q4 begins to turn on (vGS,ZVS turns to zero), the drain-source
voltage vDS,ZVS has decreased from the 200 V to 10 V. Then
it continuously decreases to zero until vGS,ZVS rises to the
threshold voltage (vGS(th) = 3.5 V for the used MOSFET
IPW65R080CFD). Therefore, the “ZVS” case can achieve the
full ZVS operation.
On the other hand, in the “quasi-ZVS” case with larger
ϕ, the drain-source voltage vDS,quasi-ZVS is as high as 70 V
when the driving signal vGS,quasi-ZVS becomes positive. But then
it rapidly decreases to around 15 V by the time vDS,quasi-ZVS
reaching the threshold voltage. Thus this case is termed as
quasi-ZVS operation.
By keeping the same αp and αs, the value of ϕ is adjusted to
higher 10◦ in the “non-ZVS” case. As seen from Fig. 6(b) and
Fig. 6(d), the gate-source voltage and the leakage inductance
current start to oscillate due to the ZVS failure. This voltage
and current oscillations might damage the power devices and
the gate driver, and hence the related operating points are
named as dangerous region.
Comparing the transient waveforms of vDS(t) in Fig. 6(a), it
can be found that vDS,Q4 has a sharp plunge from the off-state
voltage to zero in the ZVS failure case. In contrast, vDS,Q4(t)
softly decreases to zero in the other two cases. Based on (6)
and (7), the voltage shape of vDS,Q4 (equals to vCoss,Q4) is
affected by the non-linear Ceq,Q4 and the leakage inductance
current ip(t). But due to the variations of Ceq,Q4 and ip(t), it
is difficult to directly solve the transient voltage vDS,Q4. Thus
(6) is transformed into the following integral form∫ vDS,ins
0
Ceq,Q4(vDS,Q4)dvDS,Q4 =
∫ tins
0
ip(t)dt (10)
where vDS,ins is the instantaneous drain-source voltage at any
time instant t = tins during the transient procedure. It can be
seen that both sides of (10) mean the concept of charge Q. In
order to fully charge/discharge the parasitic output capacitance
Coss,Q2 and Coss,Q4, the right side of (10) should be larger
than the left side. Otherwise, one of the two situations of quazi-
ZVS or non-ZVS would happen, depending on the remaining
time from vDS,Q4 = 50 V to vDS,Q4 = 0 V, which will be
explained later.
Using the extracted waveform data of vDS,Q4(t) and ip(t),
the integrals of the leakage inductance currents in eight
experimental cases are shown in Fig. 7. To align with the
integrals in (10) where the initial vDS,Q4 is zero, the time
sequence is reversed from the end to start of the dead time
interval. Besides, the signs of the ip(t) integrals are also
reversed to positive so as to compare with the integrals of
(a)
(b)
(c)
(d)
Fig. 6. Three experimental cases of the ZVS operation, quasi ZVS operation
and ZVS failure of Q4. blue: ZVS success (safe region), αp = 60◦, αs =
110◦, ϕ = 6◦. black: quasi ZVS (marginal region), αp = 60◦, αs = 110◦,
ϕ = 9◦. red: ZVS failure (dangerous region), αp = 60◦, αs = 110◦,
ϕ = 10◦.
Fig. 7. The calculated integrals of ip(t) in eight experimental cases. blue
“*”: Case 1 to Case 4 from top to bottom (safe ZVS region). black “+”:
Case 5 to Case 7 from top to bottom (marginal ZVS region). red “.”: Case 8
(dangerous region). αp = 60◦, αs = 110◦ are applied to the eight cases, and
ϕ = 3◦, 4◦...10◦ in Case 1, 2..8, respectively. Therein, Case 4, Case 7 and
Case 8 correspond to the “ZVS” case, the “quasi-ZVS” and the “non-ZVS”
case in Fig. 6. Besides, the integral of Ceq,Q4 over various vDS is depicted
by the solid curve.
Fig. 8. Zoomed waveforms of vDS,Q4 of the three cases in Fig. 6.
Ceq,Q4 in Fig. 7. According to the previous discussion, the
Q-VDS plane is divided into three regions: safe ZVS region
(where ZVS is totally achieved), marginal ZVS region (where
ZVS is quasi achieved without damaging the power devices or
gate drivers) and dangerous region (where ZVS totally fails).
As the phase shift ϕ increases from 3◦ to 10◦ in the eight
cases, the operating points location gradually changes from
the safe region to the dangerous region.
In order to judge the boundary conditions among the three
regions, the waveforms of vDS,Q4 are zoomed in Fig. 8. At
the time instants t = 0.395 µs and t = 0.521 µs, the drain-
source voltages of the “ZVS” and “quasi-ZVS” cases (blue and
black) are both equal to 50 V, so that there is enough time left
for Q4 to release the stored energy in the output capacitance.
Whereas in the “non-ZVS” case (red), the vDS,Q4 keeps a
much higher voltage than 50 V until t = 0.545 µs, resulting in
little time left to totally discharge the output capacitance before
the end of the dead time and thus leading to ZVS failure. Apart
from the non-linear parasitic output capacitance, the transient
drain-source voltage is also slightly influenced by the leakage
inductance current. As it can be seen in Fig. 6(c), the current
ip(t) is almost constant during vDS,Q4 ∈ [0 V, 50 V], and it
equals to −I3, which is marked in Fig. 2. Similar as before, by
setting t = 0.611 µs (when all vDS,Q4 decrease to zero) in Fig.
8 as the origin t = 0, the original t = 0.395 µs is transformed
into ∆t = 0.216 µs. The ZVS boundary conditions of the safe
ZVS region and the marginal ZVS region can be derived by
satisfying ∫ ∆t
0
I3,mindt ≥
∫ 50
0
Ceq,Q4,avgdvDS,Q4 (11)
Equation (11) implies that in order to achieve total ZVS
for Q4, the parasitic output capacitance Coss,Q2 and Coss,Q4
should not only totally charge/discharge, but also be completed
within a limited time interval.
Due to the fact that the operating points in marginal ZVS
region do not need to fulfill (11), the minimum I3 can only be
obtained from the boundary “quasi-ZVS” case (i.e. the “quasi-
ZVS” case in Fig. 6 or Case 7 in Fig. 7). Similarly, to simplify
the calculations, the original t = 0.611 µs in Fig. 8 is set as the
origin t = 0, then the original t = 0.521 µs is transformed into
∆tm = 0.09 µs. As a result, the following equation should
be met. ∫ ∆tm
0
I3,mindt ≥ −
∫ ∆tm
0
ip(t)dt (12)
Using the calculated I3,min by (11) or (12), the ZVS
limitations on the control variables can be derived by
I3 =
nV2
4Lfsw
[
(k − 1)Dp − 2Dϕ
]
≥ I3,min
−→Dp >
2
k − 1
Dϕ +
4Lfsw
nV2(k − 1)
I3,min
(13)
The same procedure can be applied to the other switching
instants (e.g. t1, t2, t4) in a half switching period and the
calculated ZVS limitations are summarized in the last column
of Table I. I1,min, I2,min and I4,min are the minimum leakage
inductance currents needed to achieve total ZVS or marginal
ZVS of Q8, Q5, Q3, respectively. Due to the mirror symmetry
of the working waveforms in one switching period, the two
power devices in one leg share the same ZVS conditions.
Hence the ZVS conditions for Q8, Q5, Q4, Q3 are also
applicable to Q6, Q7, Q2, Q1, respectively.
Besides, similar to (2) and (3), the derived voltage-based and
energy-based ZVS limitations at different switching instants
are also listed in Table I. For a clear comparison, an example
of the ZVS range is calculated by the three methods and it is
shown in Fig. 9.
Seen from the top inset in Fig. 9, owing to the ignorance
of the transient turn-on procedure in current-based method,
a large portion of the induced ZVS range (wrapped by solid
lines) is the dangerous region. The same issue exists in the
energy-based ZVS region (wrapped by dashed lines) due
to the disregard of the non-linearity of the parasitic output
capacitance. In the voltage-based method, the three regions
discussed above are depicted in Fig. 9 and partly amplified
for a clear view in the bottom inset. These three regions are
identified by the safe ZVS conditions (11) and the quasi-
ZVS conditions (12). Detailed information can be found in
the caption note of Fig. 9
TABLE I
THREE TYPES OF ZVS LIMITATIONS ON THE CONTROL VARIABLES FOR DAB CONVERTERS
t (ref. Fig. 2) Current-based Energy-based Voltage-based (proposed)
t1, Q8 Ds > kDp Ds > kDp +
4
n
fsw
√
2LCoss,s Ds > kDp +
4Lfsw
nV2
I1,min
t2, Q5 Ds > kDp Ds > kDp +
4
n
fsw
√
2LCoss,s Ds > kDp +
4Lfsw
nV2
I2,min
t3, Q4 Dp >
2
k − 1
Dϕ Dp >
2
k − 1
Dϕ +
4kfsw
k − 1
√
2LCoss,p Dp >
2
k − 1
Dϕ +
4Lfsw
nV2(k − 1)
I3,min
t4, Q3 Dp > −
2
k − 1
Dϕ Dp > −
2
k − 1
Dϕ +
4kfsw
k − 1
√
2LCoss,p Dp > −
2
k − 1
Dϕ +
4Lfsw
nV2(k − 1)
I4,min
(a)
(b)
Fig. 9. (a) ZVS range comparison among the current-based, energy-based
and voltage-based methods. (b) Zoomed view of Fig. 9(a). In the voltage-
based method, the three regions discussed before are depicted, i.e. safe ZVS
region (total ZVS achieves), marginal ZVS region (quasi-ZVS achieves), and
dangerous region (ZVS fails). Following parameters are used: Ds = 0.61,
k = 1.63 are applied in current-based method. L = 45 µH , n = 3.5,
fsw = 60 kHz, Coss,p = 215 pF , Coss,s = 401 × 2 pF are used in
energy-based method. V2 = 35 V , I1,min = I2,min = 1.5 A are adopted
in voltage-based method. Notably, in the energy-based method, Coss,p is the
typical output capacitance of IPW65R080CFD, and Coss,s is double times
the typical value of IPP110N20N3G because two MOSFEts are paralleled for
each switch in HB2. In the voltage-based method, I3,min = 1.34 A (obtained
from (11)) is used to specify the safe region boundary and I3,min = 0.32 A
(obtained from (12)) the marginal ZVS region boundary.
Fig. 10. Test platform for the DAB converter.
TABLE II
SYSTEM SPECIFICATIONS FOR DAB CONVERTER
Parameters Description Value
P Rated power 1.5 kW
V1 Input DC voltage 230 V
V2 Output DC voltage 25 V
n : 1 Turns ratio of the transformer 3.5 : 1
fsw Switching frequency 60 kHz
Tdead Dead time 400 ns
Ls Series inductor 36.2 µH
Ltrp Primary-side leakage inductance 4.5 µH
Ltrs Secondary-side leakage inductance 372.5 nH
C1 Primary DC capacitor 0.78 mF
C2 Secondary DC capacitor 1.5 mF
IV. EXPERIMENTAL VALIDATION
A test platform shown in Fig. 10 is built and the converter
parameters are listed in Table II. The used transistor type is
IPW65R080CFD in HB1 and two IPP110N20N3 are in parallel
for each switch in HB2. In order to validate the universality of
the proposed method, the DAB setup is operated with another
group of input (V1) and output (V2) DC voltages, as listed in
Table II.
Using the new group of V1 and V2 (different from V1 =
200 V , V2 = 35 V in Fig. 9), the enhanced ZVS range
can be calculated by the proposed voltage-based method, and
a similar Dp-Dϕ plane including different ZVS regions and
dangerous region is as shown in Fig. 11. Due to the changed
voltage ratio k = V1/(nV2) = 2.63 and the secondary duty
ratio Ds = 0.833, the ZVS ranges in Fig. 11 are different
from Fig. 9 (where k = 1.63, Ds = 0.61) with a wider
range of Dϕ and a narrower range of Dp. In order to verify
the effectiveness of the obtained ZVS regions in Fig. 11,
Fig. 11. ZVS limitations derived from the proposed method by setting different
input and output DC voltages (V1 = 230 V, V2 = 25 V) and selecting three
test points for the experimental validation. The meanings of the curve types
and shaded areas are the same as Fig. 9. Test point 1 (TP1): safe ZVS region,
Dp = 0.212, Ds = 0.833, Dϕ = 0.067. Test point 2 (TP2): marginal ZVS
region, Dp = 0.212, Ds = 0.833, Dϕ = 0.094.. Test point 3 (TP3): dangerous
region, Dp = 0.212, Ds = 0.833, Dϕ = 0.1.
three test points from the safe ZVS region, the marginal ZVS
region and the dangerous region are applied to the DAB
prototype, as indicted by “TP1”, “TP2” and “TP3” in the
amplified inset. The matching operating waveforms are shown
in Fig. 12(a), Fig. 13(a) and Fig. 14(a), respectively. vp and
vs are the primary and secondary terminal voltages of the
two H-bridges HB1 and HB2, respectively. ip is the leakage
inductance current, which is also the output terminal current
of the primary HB1 and thus denoted with the item “p”.
In order for a clear view of the transient turn-on procedure,
the shaded gray areas in Fig. 12(a) to Fig. 14(a) are zoomed in
Fig. 12(b) to Fig. 14(b), respectively. As the converter operates
from TP1 (total ZVS) to TP3 (ZVS failure), the gradients of
the drain-source voltage vDS,Q4 gradually changes more and
more sharply, and eventually results in a large vDS,Q4 when
the gate-source voltage vGS,Q4 reaches the threshold voltage
(= 3.5 V) in Fig. 14(b). This would lead to voltage spikes of
vp (as highlighted by the black ellipse in Fig. 14(a)), while
the waveforms of vp in Fig. 12(a) and Fig. 13(a) are clear and
soft at the same switching instant. In the meantime, the leakage
inductance current and the gate-source voltage oscillations are
also induced by the ZVS failure as shown in Fig. 14(b).
V. CONCLUSIONS
By taking into account the non-linear parasitic output ca-
pacitance of the power semiconductor devices, a voltage-
based ZVS condition is proposed in this paper. Compared to
the commonly used current- and energy-based methods, the
voltage-based method is developed according to the practical
transient switching procedure and thus it has a higher accuracy.
Depending on the Coss profile, which changes a lot with the
drain-source voltage, the minimum leakage inductance cur-
rents can be obtained to achieve ZVS. Based on the practical
results, the converter operating points are divided into three
regions, i.e. safe ZVS region (total ZVS), marginal ZVS region
(quasi-ZVS) and dangerous region (ZVS failure). Besides, a
comparative analysis of the three methods is implemented by
(a)
(b)
Fig. 12. Test point 1 (TP1, cf. black point in Fig. 11): steady state working
waveforms within the safe ZVS region.
(a)
(b)
Fig. 13. Test point 2 (TP2, cf. blue point in Fig. 11): steady state working
waveforms within the marginal ZVS region.
taking a triple-phase-shift operation mode as an example, and
the same procedure can also be applied to other operation
modes. In order for an effective validation, experimental
results with different system specifications are conducted and
the results can prove the effectiveness of the proposed voltage-
based method by deriving a more accurate ZVS condition.
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